Computer Architecture |
From inside the book
Results 1-3 of 57
Page 28
... inputs may be either ZERO or ONE , and that the output may also assume either of these values . There are two possible states for input a and two for b . Considering only these two inputs for a moment , there are four possible ...
... inputs may be either ZERO or ONE , and that the output may also assume either of these values . There are two possible states for input a and two for b . Considering only these two inputs for a moment , there are four possible ...
Page 30
... inputs . With 4 inputs there are 16 possible input combinations . For each of these input combinations we can choose one of two possible outputs . There are , therefore , 2 × 2 × ... 16 times , or 216 possible black boxes with 4 inputs ...
... inputs . With 4 inputs there are 16 possible input combinations . For each of these input combinations we can choose one of two possible outputs . There are , therefore , 2 × 2 × ... 16 times , or 216 possible black boxes with 4 inputs ...
Page 34
... inputs of an OR element ( one to each input ) . This OR must have as many inputs as there are ONE's in the output column of the truth table . Our job is done . For any input combination that should produce an output of ONE , we have ...
... inputs of an OR element ( one to each input ) . This OR must have as many inputs as there are ONE's in the output column of the truth table . Our job is done . For any input combination that should produce an output of ONE , we have ...
Contents
1 THE REPRESENTATION OF INFORMATION | 1 |
PUTTING THE BITS TOGETHER | 4 |
GATES AND ELEMENTARY LOGIC | 27 |
Copyright | |
11 other sections not shown
Other editions - View all
Common terms and phrases
accumulator adder Address Bus address field binary numbers bit pattern black box block byte called chapter circuit Clear comparand copy core Data Bus data channel decimal device digit drive strap drum effective address element example execute exponent FETCH cycle flip-flop four gates index registers INDIGO input combination instruction register integer load logical machine magnetic main store mantissa Memory Address Register Memory Buffer Register minus modular arithmetic modulo negative numbers notation nsec octal one's complement op-code operand operation output parametron possible program counter pulse pushdown stack Question radix complement register group represent the number reset Residue Number System responders response store S₁ scratch pad sense line shift register shown in Fig shows sign bit signal specify speed storage subroutine subtract Suppose symbols tape tion transfer truth table TWO's complement wire word write XXXX ZERO